

IN THE CLAIMS

Presented below is a complete listing of claims.

1. (Currently amended) A method, comprising:

providing a first resistor with a first end and a second end, said

first end coupled to a switch and said second end coupled to a serial data

bus wire at a near end of a serial data bus;

controlling said switch with a detach control signal sent on a

detach control signal wire separate from data transmission wires of said

serial data bus from a far end of said serial data bus to cause an

apparatus containing said first resistor and said switch to enter a

logically detached state;

influencing said detach control signal with a wake-up signal sent

on a wake-up signal wire separate from said data transmission wires of

said serial data bus from said near end of said serial data bus to said far

end of said serial data bus; and

switching a biasing voltage from said resistor utilizing said switch.

2. (Canceled)

3. (Original) The method of claim 1, wherein said first resistor

is configured as a pull-up resistor.

4. (Original) The method of claim 3, further comprising

detecting said switching of said biasing voltage.

Assignee: Intel Corporation

1            5.    (Original) The method of claim 4, further comprising  
2 determining a logically detached state responsive to said detecting.

1            6.    (Canceled)

1            7.    (Previously presented) The method of claim 1, wherein said  
2 detach control signal is asserted when said wake-up signal is de-  
3 asserted.

1 8. (Currently amended) An apparatus, comprising:  
2 a first resistor with a first end and a second end;  
3 a switch coupled to said first end of said first resistor and to a bias  
4 voltage;  
5 a detach control signal wire separate from data transmission wires  
6 of a serial data bus coupled to said switch at a near end of  
7 said serial data bus, to receive a detach control signal sent  
8 from a far end of said serial data bus to cause said  
9 apparatus to enter a logically detached state;  
10 a wake-up signal wire separate from said data transmission wires  
11 of said serial data bus to send a wake-up signal from said  
12 near end of said serial data bus to said far end of said serial  
13 data bus to influence said detach control signal; and  
14 a serial data bus wire of said serial data bus coupled to said  
15 second end of said first resistor.

1 9. (Previously presented) The apparatus of claim 8, wherein  
2 said switch may apply said bias voltage to said first end of said first  
3 resistor responsively to said detach control signal on said detach control  
4 signal wire.

1 10. (Currently amended) The apparatus of claim 9, wherein said  
2 detach control signal ~~[[is]]~~ is asserted when said wake-up signal is de-  
3 asserted.

1           11. (Currently amended) The apparatus of claim 8, wherein said  
2 serial data bus carries universal serial bus data.

1           12. (Currently amended) The apparatus of claim 8, wherein said  
2 serial data bus carries IEEE-1394 bus data.

1           13. (Currently amended) The apparatus of claim 8, further  
2 comprising a second resistor with a first end and a second end, said first  
3 end coupled to said serial data bus wire.

1           14. (Previously presented) The apparatus of claim 13, wherein  
2 said second end of said second resistor is coupled to signal ground.

1 15. (Currently amended) An apparatus, comprising:  
2 means for providing a first resistor with a first end and a second  
3 end, said first end coupled to a switch and said second end coupled to a  
4 serial data bus wire at a near end of a serial data bus;  
5 means for controlling said switch with a detach control signal sent  
6 on a detach control signal wire separate from data transmission wires of  
7 said serial data bus from a far end of said serial data bus to cause said  
8 apparatus to enter a logically detached state;  
9 means for influencing said detach control signal with a wake-up  
10 signal sent on a wake-up signal wire separate from said data  
11 transmission wires of said serial data bus from said near end of said  
12 serial data bus to said far end of said serial data bus; and  
13 means for switching a biasing voltage from said resistor utilizing  
14 said switch.

16. (Canceled)

1 17. (Previously presented) The apparatus of claim 15, further  
2 comprising means for detecting said switching of said biasing voltage.

1 18. (Previously presented) The apparatus of claim 15, wherein  
2 said detach control signal is asserted when said wake-up signal is de-  
3 asserted.

1 19. (Currently amended) A system, comprising:  
2 a serial data bus with a near end and a far end;  
3 a first circuit, coupled to said near end, including a first resistor  
4 with a first end and a second end, a switch coupled to said first end of  
5 said first resistor and to a bias voltage, a serial data bus wire of said data  
6 bus coupled to said second end of said first resistor, a detach control  
7 signal wire separate from data transmission wires of said serial data bus  
8 coupled to said switch to receive a detach control signal sent from said  
9 far end of said serial data bus to said near end of said serial data bus,  
10 and a wake-up control signal wire separate from said data transmission  
11 wires of said serial data bus to send a wake-up signal from said near end  
12 of said serial data bus to said far end of said serial data bus; and  
13 a second circuit, coupled to said far end, to send said detach  
14 control signal responsive to said wake-up signal to cause said first circuit  
15 to enter a logically detached state.

1 20. (Previously presented) The system of claim 19, wherein said  
2 switch may apply said bias voltage to said first end of said first resistor  
3 responsively to said detach control signal.

1 21. (Previously presented) The system of claim 19, wherein said  
2 detach control signal is asserted when said wake-up signal is de-  
3 asserted.

1 22. (Canceled)